IrvineRecruiter Since 2001
the smart solution for Irvine jobs

R&D Engineer Adv Tech Dev 4

Company: Broadcom Corporation
Location: Irvine
Posted on: June 4, 2021

Job Description:

Please Note:

  1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

  2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

  • Work with Business Units chip design team & Analog / Digital IP owners (e.g. 224 PAM*, 112G PAM4, HBM2e/3) for new advanced node silicon (7nm, 5nm, 3nm..) chip floor plan & IP bump pattern design and optimization for package design requirements (e.g. layer-count, stack-up, escape architecture, BGA pattern development, s-parameter extraction/comprehension and optimization [RL, NEXT/FEXT, IL etc.], and power integrity [PI] requirements)
  • Work with business unit marketing and IC design teams to select the optimum package solution on cost, performance, manufacturability, and reliability for new advanced silicon node products (7nm, 5nm, 3nm and beyond)
  • Work with IC design, system design, package SI/PI & thermal engineering teams to design custom packages
  • Ensure designed packages meet CPI, SI/PI, and stringent thermal requirements (1000W+) of advanced node cutting edge silicon products
  • Research, develop, and productize new materials such as TIM, build-up-film, underfill etc. in support advanced node silicon (7nm & 5nm) POR definition
  • Manage IC packaging activity from concept through development, qualification and high volume production.
  • Be a specialist and able to define assembly BOM, process, troubleshoot, support on packaging issues on new advanced technology
  • Implement, fine-tune, and productize newly developed technologies into HVM
  • Create package design documentation and assembly instructions
  • Work close with QA and customers to resolve quality issues
  • Interface with packaging assembly and substrate suppliers for new product bring-up, qualification and production ramp
  • Interface with other operations functional groups such as product engineering, foundry, test, and QA
  • Participate in package technology development and/or other business productivity projects which have broad team impact (e.g. assembly process enhancement, new TIM material development etc.)
  • Interface with tier #1 external customers for custom ASIC programs or as needed for development support, quality and/or other issue resolution

Job Requirements

  • BS/MS/PHD in Material Science/Electrical/Mechanical Engineering
  • Experience: +2~5 years in IC packaging and assembly - Exceptional fresh-out will be considered
  • Deep understanding of signal integrity and power integrity concepts such as characteristic impedance, s-parameters (RL, IL, FEXT/NEXT etc.), power plane impedance profile requirements and optimization etc.
  • Strong authority on Cadence APD for custom substrate design
  • Hands-on expertise of advanced and new assembly processes for flipchip, MCM packages, and 2.5D for advanced node silicon products (7nm, 5nm and beyond)
  • Good understanding of materials as related to Chip Packaging Interaction (CPI)
  • Familiarity with wafer BEOL as related to CPI (top metal, AP, passivation, UBM, bumping etc.)
  • Knowledge of advanced substrate manufacturing/process is a must (e.g. SAP/mSAP, PSPI w/ Cu RDL etc.)
  • In depth knowledge of failure analysis techniques on advanced node silicon (7nm, 5nm etc.) products with ELK and MiM structures
  • Conceptual knowledge of package cost structure
  • Strong project management, communication and leadership skills
  • Must have knowledge of GD&T and be able to read/comprehend mechanical drawings
  • Good understanding of manufacturing and quality engineering fundamentals (DOE, process capability indices, etc.)
  • Job requirements are broad; the candidate must be able to expand and grow in multiple disciplines (manufacturing/quality, materials, electrical, thermal, and mechanical)
  • Track record of innovation and subject matter expertise through journal publications and/or patent awards is desired
  • Familiarity with advanced technologies such as 2.5D, 3D patterned structures such as inductors in package substrate, substrate technology is a plus

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Keywords: Broadcom Corporation, Irvine , R&D Engineer Adv Tech Dev 4, Other , Irvine, California

Click here to apply!

Didn't find what you're looking for? Search again!

I'm looking for
in category
within


Log In or Create An Account

Get the latest California jobs by following @recnetCA on Twitter!

Irvine RSS job feeds